

11007 10083402  
02/27/02

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10083402	02/27/2002	174	036	174 2812	EL ARIN,

\*\*APPLICANTS: Shimada Yutaka; Mori Yasuhiro; Morita Koyo; Yokoshima Kenji;

\*\*CONTINUING DATA VERIFIED:  
None ZE

BEST AVAILABLE COPY

\*\* FOREIGN APPLICATIONS VERIFIED:

JAPAN 2001-259111 08/29/2001

ZE

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed	<input checked="" type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO
35 USC 119 conditions met	<input checked="" type="checkbox"/> yes <input type="checkbox"/> no		XA-9629
Verified and Acknowledged Examiner's initials	ZE		
TITLE : Manufacturing method of semiconductor integrated circuit device			
U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)			

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Assistant Examiner	
		Total Claims	Print Claim for O.G.
Amount Due	Date Paid		
TERMINAL		DRAWING	
DISCLAIMER		Sheets Drwg.	Figs. Drwg.
		Print Fig.	
		Primary Examiner	
		PREPARED FOR ISSUE	
		Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:  DISK (CRF)  CD-ROM  
(Attached in pocket on right inside flap)